
ADuC7060
Bit
3
2
1
0
Name
I2CSRXQ
I2CSTXQ
I2CSTFE
I2CETSTA
Description
I 2 C slave receive request bit.
This bit is set to 1 when the receive FIFO of the slave is not empty. This bit causes an interrupt to occur if the
I2CSRXENI bit in I2CSCON is set.
The receive FIFO must be read or flushed to clear this bit.
I 2 C slave transmit request bit.
This bit is set to 1 when the slave receives a matching address followed by a read. If the I2CSETEN bit in I2CSCON
is =0, this bit goes high just after the negative edge of SCL during the read bit transmission. If the I2CSETEN bit in
I2CSCON is =1, this bit goes high just after the positive edge of SCL during the read bit transmission. This bit
causes an interrupt to occur if the I2CSTXENI bit in I2CSCON is set.
This bit is cleared in all other conditions.
I 2 C slave FIFO underflow status bit.
This bit goes high if the transmit FIFO is empty when a master requests data from the slave. This bit is asserted at
the rising edge of SCL during the read bit.
This bit is cleared in all other conditions.
I 2 C slave early transmit FIFO status bit.
If the I2CSETEN bit in I2CSCON is =0, this bit goes high if the slave transmit FIFO is empty. If the I2CSETEN bit in
I2CSCON = 1, this bit goes high just after the positive edge of SCL during the write bit transmission. This bit
asserts once only for a transfer.
This bit is cleared after being read.
I 2 C Hardware General Call Recognition, I2CALT, Register
I C Slave Receive, I2CSRX, Register
2
Name:
I2CALT
Name:
Address:
Default value:
Access:
Function:
I2CSRX
0xFFFF0930
0x00
Read only
This 8-bit MMR is the I 2 C slave receive
Address:
Default value:
Access:
Function:
0xFFFF0938
0x00
Read and write
This 8-bit MMR is used with hardware general
calls when the I2CSCON Bit 3 is set to 1. This
register.
I 2 C Slave Transmit, I2CSTX, Register
register is used in cases where a master is
unable to generate an address for a slave and,
instead, the slave must generate the address for
Name:
Address:
I2CSTX
0xFFFF0934
the master.
I 2 C Slave Device ID, I2CIDx, Registers
Default value:
Access:
Function:
0x00
Write only
This 8-bit MMR is the I 2 C slave transmit
register.
Name:
Addresses:
I2CIDx
0xFFFF093C = I2CID0
0xFFFF0940 = I2CID1
0xFFFF0944 = I2CID2
0xFFFF0948 = I2CID3
Default value:
Access:
Function:
0x00
Read and write
These 8-bit MMRs are programmed with the
I 2 C bus IDs of the slave. See the
I 2 C BusRev. 0 | Page 89 of 100